

2 (a) a host side memory controller region having a memory access  
3 request input and a memory command packet chunk output, a memory  
4 command packet chunk being a portion of a memory command packet, said host  
5 side memory controller region clocked by a first clock; and

6 b) a memory side memory controller region having a memory  
7 command packet chunk input coupled to said memory command packet chunk  
8 output, said memory side memory controller region clocked by a second clock,  
9 said second clock different than said first clock.

1 14. (New) The apparatus of claim 13 wherein said memory command  
2 packet chunk output further comprises a row output and a column output.

1 15. (New) The apparatus of claim 13 wherein said host side memory  
2 controller region further comprises a scheduler coupled to said memory access  
3 request input, said scheduler configured to generate said memory command  
4 packet.

1 16. (New) The apparatus of claim 15 wherein said scheduler is coupled  
2 to a queue.

1 17. (New) The apparatus of claim 15 wherein said memory command  
2 packet is a row command.

1 18. (New) The apparatus of claim 15 wherein said memory command  
2 packet is a column command.

1 19. (New) The apparatus of claim 15 wherein said scheduler further  
2 comprises logic to determine when resource conflicts may arise.

1 20. (New) The apparatus of claim 13 wherein said host side memory  
2 controller region further comprises a second memory command packet chunk  
3 output.

1 21. (New) The apparatus of claim 20 wherein said second clock is faster  
2 than said first clock.

1 22. (New) The apparatus of claim 20 wherein said host side memory  
2 controller region is configured to present a second memory command packet  
3 chunk upon said second memory command packet chunk output, said second  
4 memory command packet chunk a portion of a second memory command  
5 packet.

1 23. (New) An apparatus, comprising:

2 a) a memory controller comprising a host side region and a memory  
3 side region, said host region having a memory access request input and a  
4 memory command packet chunk output, a memory command packet chunk  
5 being a portion of a memory command packet, said host side region clocked by a  
6 first clock, said memory side region having a memory command packet chunk  
7 input coupled to said memory command packet chunk output, said memory side

8 region clocked by a second clock, said second clock different than said first clock;  
9 and

10 b) a memory coupled to said memory side region.

1 24. (New) The apparatus of claim 23 further comprising an external  
2 agent configured to read and write to said memory via said memory controller.

1 25. (New) The apparatus of claim 24 wherein said external agent  
2 further comprises a processor.

1 26. (New) The apparatus of claim 24 wherein said external agent  
2 further comprises a graphics subsystem.

1 27. The apparatus of claim 24 wherein said external agent further  
2 comprises an expansion bus master.

1 28. (New) The apparatus of claim 23 wherein said memory command  
2 packet chunk output further comprises a row output and a column output.

1 29. (New) The apparatus of claim 23 wherein said host side memory  
2 controller region further comprises a scheduler coupled to said memory access  
3 request input, said scheduler configured to generate said memory command  
4 packet.

1 30. (New) The apparatus of claim 29 wherein said scheduler is coupled  
2 to a queue.

1 31. (New) The apparatus of claim 29 wherein said memory command  
2 packet is a row command.

1 32. (New) The apparatus of claim 29 wherein said memory command  
2 packet is a column command.

1 33. (New) The apparatus of claim 29 wherein said scheduler further  
2 comprises logic to determine when resource conflicts may arise.

1 34. (New) The apparatus of claim 23 wherein said host side memory  
2 controller region further comprises a second memory command packet chunk  
3 output.

1 35. (New) The apparatus of claim 34 wherein said second clock is faster  
2 than said first clock.

1 36. (New) The apparatus of claim 34 wherein said host side memory  
2 controller region is configured to present a second memory command packet  
3 chunk upon said second memory command packet chunk output, said second  
4 memory command packet chunk a portion of a second memory command  
5 packet.

1 37. (New) A method, comprising:

2 a) generating a memory command packet from a memory request  
3 while clocked by a first clock; and

4 b) sending a memory command packet chunk to a memory controller  
5 region clocked by a second clock, a memory command packet chunk being a  
6 portion of said memory command packet, said second clock different than said  
7 first clock.

1 38. (New) The method of claim 37 further comprising sending a second  
2 memory command packet chunk along with said memory command packet  
3 chunk, said second memory command packet chunk associated with a  
4 subsequent memory command packet.

1 39. (New) The apparatus of claim 37 wherein said memory command  
2 packet further comprises a row command.

1 40. (New) The apparatus of claim 39 wherein said row command  
2 activates a memory row.

1 41. (New) The apparatus of claim 39 wherein said row command  
2 precharges a memory row.

1 42. (New) The apparatus of claim 39 wherein said memory command  
2 packet further comprises a column command.

1 43. (New) The apparatus of claim 39 wherein said column command is  
2 used to read from a memory device.

1 44. (New) The apparatus of claim 39 wherein said column command is  
2 used to write to a memory device.


COMMENTS

Claims 1 through 12 have been canceled without prejudice. New claims 13 through 44 have been added. Applicant respectfully requests the examination of new claims 13 through 44 and allowance of same.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 3/14, 2000

  
\_\_\_\_\_  
John P. Ward  
Registration No. 40,216

12400 Wilshire Boulevard  
Seventh Floor  
Los Angeles, CA. 90025-1026  
(408) 720-8598